Convergent lines of evidence are reviewed which show that near-interfacial oxide traps (border traps) that exchange charge with the Si can strongly affect the performance, radiation response, and long-term reliability of MOS devices. Observable effects of border traps include capacitance-voltage (C-V) hysteresis, enhanced 1 /f noise, compensation of trapped holes, and increased thermally stimulated current in MOS capacitors. Effects of faster (switching times between -s and -1 s) and slower (switching times greater than -1 s) border traps have been resolved via a dual-transistor technique.
traps have been resolved via a dual-transistor technique.
In conjunction with studies of MOS electrical response, electron paramagnetic resonance and spin dependent recombination studies suggest that E' defects (trivalent Si centers in Si02 associated with 0 vacancies) can function as border traps in MOS devices exposed to ionizing radiation or high-field stress. Hydrogen-related centers may also be border traps.
I. Defect Location and Electrical Response
Defects at or near the Si/Si02 interface are distributed in space and energy, so they communicate with the Si over a wide range of time scales. For example, a large amount of l/f noise is commonly observed in MOS devices [l-31, as illustrated in Fig. 1 . On the time scale of the noise measurements, 0.01 -1 s, the defects responsible for the noise are near-interfacial oxide traps that exchange charge with the Si [ 1-41; that is, "border traps." If there were no border traps, there would be much less noise in this frequency range [3,4]. Border traps with similar time constants have also been identified in AC conductance [5] and frequency-dependent charge-pumping studies . Because defects exchange charge with the Si over a wide range of times, the traditional Deal committee nomenclature [ 101 used to describe MOS electrical response in terms of oxide traps (presumed not to exchange charge with the Si during typical electrical measurements) and interface traps is often inadequate to provide a complete description of MOS electrical response [ 1 1,121.
One possible modification to the Deal nomenclature that separates terms referring to defect location from terms used to describe electrical response is illustrated in Fig. 2 [12] . The physical location of the defects is shown in Fig. 2(a) , where the extent of the hatched region in which border traps are found is determined by the time scale of the measurements. The slower the measurement, the more time traps in the oxide have to exchange charge with the Si. This determines whether their charge states are fixed during electrical measurements, or whether their charge states can switch, as illustrated in Fig. 2(b) . For example, during a typical MOS subthreshold current-voltage measurement, the measuring time is on the order of a few seconds. If the charge exchange between the Si and the border traps occurs via tunneling, the hatched region of the oxide in which oxide traps can exchange charge with the Si is approximately 2.5 nm in Fig. 2 [ 1 1-13 ]. For consistency, the nomenclature of Fig. 2 is used in this review, though some results were presented using different (equivalent) terminologies when originally published. That defects located within the oxide can sometimes communicate very rapidly with the Si is illustrated in Fig. 3 . Here we show spin-dependent-recombination experiments at GHz frequencies performed by Jupina and Lenahan on irradiated hard and soft oxides [14] . In addition to the P~o center due to interface traps that was expected, they also found a signal due to an E' center, which is an oxide trap [ 14, 
C-V Hysteresis
The Deal committee nomenclature notwithstanding, it has long been recognized that the "slow states" responsible for C-V hysteresis are oxide traps. This is one measure of the effective density of border traps with relatively slow charge exchange times. An example of C-V hysteresis is provided in Fig. 4 for irradiated MOS capacitors; similar hysteresis due to border traps is also observed for capacitors subjected to high-field stress [17] . The asterisks are the C-V curves swept from accumulation to inversion; the triangles are the curves from inversion to accumulation; and the dots (lower peaked curve) are the differences in capacitance between the forward and reverse curves, which may be related to the border-trap energy distribution [ 16,171. The effects of changing the ramp rate during the high-frequency C-V measurement on the hysteresis are shown in Fig. 5 for a different type of device. Slowing the ramp rate allows defects further from the interface to exchange charge with the Si during the sweep. The linear increase of the hysteresis voltage with the logarithmic decrease in ramp time is consistent with border traps communicating with the Si via tunneling or thermally activated processes [5, 6, 13, 16, 18] . Figure 6 shows a correlation between C-V hysteresis and Ey' density measured via electron paramagnetic resonance (EPR) in hole-injected oxides that received a high-temperature N2 anneal to increase their oxygen vacancy density [ 191. The increase in C-V hysteresis, attributed to border traps, exactly mirrors the increase in E,' center density. This suggests that some E,' centers can function as slow border traps. The unusual increase in border-trap and E,' density with anneal time is due to the conversion of E; centers, which are metastable bulk oxide traps, into E,' centers [ 191. Most E,' centers act as bulk oxide traps. Others, closer to the interface, may serve as border traps, though with slower charge exchange times than the SDR-active centers in Fig. 3 . 
III. Thermally Stimulated Current (TSC)
TSC measurements are useful in determining the total density of trapped positive charge in the oxide and its energy distribution [20,2 11. Critical information about the nature of border traps can be determined from Fig. 7 , in which the total integrated TSC charge is determined as a function of the bias applied during the TSC measurement. The net oxide-trap charge determined from C-V midgap voltage shifts, Q(CV), is also shown for comparison. For large negative bias, the TSC charge is constant, showing that all of the holes that detrap and transport across the oxide are being counted. That the results of Fig. 7 are not unique to ionizing radiation exposure is shown in Fig. 8 . Here we show the TSC for capacitors with 17-nm oxides that were subjected to 10 mC/cm* constant-current Fowler-Nordheim stress under positive gate bias. For -4 V TSC bias, the current is large and positive, showing that a large number of holes trapped during the high-field stress are emitted and transport across the oxide during the TSC measurements. Moreover, the shape of the curve shows that the energy distribution of holes trapped during high-field stress is similar to that of holes trapped during radiation exposure [17] . Despite the large density of compensating electrons in border traps (-2 x 10'' cm'2), very little TSC is observed under positive bias. So, as for radiation exposure, most of the electrons in the oxide after modest high-field stress are in border traps, and not bulk electron traps [ 171. Thus, conclusions drawn about the nature of the predominant border traps in irradiated oxides are likely to apply to oxides subjected to highfield stress as well. This reinforces the importance of border traps to MOS long-term reliability [16, 17] .
IV. Fast Border Traps
TSC and C-V hysteresis methods to estimate border-trap densities are primarily sensitive to defects that exchange charge with the Si on time scales greater than -1 s. Faster border traps are not usually distinguishable from interface traps in standard subthreshold current-voltage (E-V) or C-V techniques [ 12,231. However, methods have been developed to exploit the fact that border traps, which lie in the oxide, exchange charge with the Si more slowly than interface traps, which communicate directly with the 11, 13] . For example, a dual-transistor border-trap (DTBT) method has been developed that combines fast (-1 MHz) charge pumping (CP) and slow (-1 Hz) threshold-voltage (Vth) measurements to separate the effects of interface traps and faster border traps [24, 25] . During the CP measurements, it is primarily interface traps that exchange charge with the Si [5-81. During Vth measurements, interface traps and border traps with time constants between -1 ps and -1 s exchange charge with the Si. The difference between these fast and slow estimates of switching-state density provides a useful estimate of the fast border-trap density [16, 24, 25] . The distinction between fast and slow border traps in this work is defined functionally; they may or may not be different defects.
and fast border-trap density (ANbt) for MOS transistors with hardened 25-nm oxides with two different lengthto-width (LW) ratios. Comparing Figs. 9(a) and (b), it can be seen that border traps are much more significant for the 1.2-pm-long device than the 50-pm-long device. These results are consistent with l/f noise estimates of border-trap density on the same time scale [24] . This illustrates that transistor geometry can have a large effect on the density of active border traps in a given device, perhaps due to differences in the near-interfacial stress. Therefore, it may not be simple to predict MOS radiation response and l/f noise in submicron devices on the basis of simple scaling laws [26] . estimates of ANit with C-V estimates of the total "switching-state" density (N,) in transistors with 24.5 nm oxides subjected to high-field stress [27] . Results are shown in Fig. 10 . The C-V estimate, sensitive to both interface traps and border traps, shows a large increase in N, at low injected fluence levels that is not present in the CP measurements. This is not observed unless a significant density of net positive charge (Np, in Fig. 10 ) is also present in the oxide. Thus, the work of DiMaria et al. [27] suggests that there are border traps in . Thus, the dominant border traps in irradiated and stressed oxides are often associated with trapped positive charge, and it seems likely that many of these are metastable electron traps associated with trapped holes [12, 13, 30] .
V. Switched-Bias Annealing
In Sections I11 and IVY we discussed electrons in fast and slow border traps associated with trapped holes.
Most of the work in the literature on this topic has been associated with attempts to understand the reversibility of the net positive charge in the oxide, and/or interfacetrap densities, after irradiation or high-field stress [12, 23, 25, . In the first observation of the reversibility of radiation-induced trapped-positive-charge annealing by Schwank et al., the switching in ANot was attributed to electrons filling metastable traps in the near-interfacial oxide region (i. e., border traps) under positive bias, and leaving the traps under negative bias [30] . This picture was focused more sharply by Lelis et al. [34, 35] , who proposed a microscopic model in which an Ey' center reversibly exchanges an electron with the Si. It has also been shown that "anomalous positive charge (APC)," which are slow donor states that are not associated with trapped holes, can lead to similar switching effects, especially in the absence of a significant density of trapped holes [33, 40, 42, 44] .
In a recent study at Sandia, effects of fast border traps on switched-bias annealing response were separated from interface trap effects for the first time [25] . The fast border trap density was estimated via the DTBT method, and the slower border-trap density was estimated fiom reversibility in "bulk" oxide-trap charge density. One example of these effects is shown in Fig.  11 . An important point in Fig. 11 is that fast border trap densities change less with biased annealing than slow border traps, suggesting they could be different defects [25] . However, a single defect distributed in space and energy might also account for the results [ 12, 23, 43] . 
VI. Border-Trap Models

A. 0-Vacancy Related Defects.
Evidence that slower border traps may be EyI centers is provided by the C-V hysteresis and EPR measurements of Warren et al. in Fig. 6 above [19] . Moreover, Conley et al. have more recently shown that the EyI density can exhibit a dramatic reversibility similar to that of the net oxide-trap charge [45] , as shown in Fig.  12 . This strongly reinforces the idea that E; centers can serve as slow border traps. The earlier SDR data of Jupina and Lenahan (Fig. 3 ) also suggest that a type of E' center may be a faster border trap [14] . But this may or may not be an Ey' center, as discussed below. Figure 13 shows a schematic illustration of interface traps and fast and slow border traps based on electrical, EPR, and SDR data reviewed here, as well as much other related work [25] . The interface trap is the wellknown Pb center discussed extensively in the literature [15, 36, 46, 47] . Thus, site (1) in Fig. 13 is a Si dangling bond at the interface, which is an amphoteric defect [15, 47] . The slower border trap depicted in Fig. 13 is the version discussed by Lelis et al. in 1989 , where the defect may be altered by strain near the interface [35, 43, 45] . The very large electric fields near the interface may also assist in maintaining the dipolar nature of the defect, by inhibiting stable reformation of the broken bond between the two Si atoms [25] . That the EyI defect may be a border trap is consistent with energy level calculations by O'Reilly and Robertson [48] and by Chu and Fowler [49] . The E; defect may function as a fast border trap if located closer to the interface.
Another candidate border trap is the 03-,Si,Si* family of defects [25, 39] . For x = 0, the Si atom above Site 2 in Fig. 13 is surrounded by three 0 atoms. This is the E,' defect [50] , which is essentially one half of the 4' center. This center also has gap states, emphasized by O'Reilly and Robertson to be similar to those of the E$' center [48, 51] . For x = 3, the Si atom above Site (2) is surrounded by three Si atoms, forming the D center [52] , which is a Si cluster in the oxide that looks very much like a Pb. So it should not be surprising that such a defect might act like an interface trap, only switching more slowly since it is in the near-interfacial oxide instead of at the interface. Cases for x = 1 or 2 are similar to structures invoked by Poindexter et al. to describe the Pbl center at the (100) Si/SiOz interface [53] , though this hypothesis remains somewhat controversial.
The 03-,Si,Si* family of defects show EPR signals only when neutral. The E,' defect shows a resonance quite similar in line-shape to the E,' [50] . Thus, it may have been the E,' that was observed by Jupina and Lenahan via SDR in Fig. 3 [14] , a technique that should onlj be sensitive to interface traps and the fastest border traps. (But it cannot be the E,' in Fig. 12 , because the maxima and minima would otherwise be reversed.) Before irradiation, it is likely that 03-,Si,Si* defects are passivated by H or OH bonds [54, 55] . These can be broken by processes similar to those leading to interface-trap formation [36, 47] . Thus, just as Si dangling bond defects at the interface can serve as interface traps, Si dangling bond defects distributed into the oxide may function as fast or slow border traps, depending on their distance from the interface.
H-Related Defects.
Much of the switching response often observed in MOS devices after irradiation or high-field stress [30- 451 is similar to classic bias-temperature instabilities in SiO2. These are often attributed to the polarization and subsequent decomposition of water near the interface [56] , suggesting some reversibility in net oxide-and interface-trap charge may be due to the motion of charged H-related species-e.g., (OH)-, (H,O)', andor H+-liberated by bond breaking during irradiation. These may be exchanged between the near-interfacial oxide and near-surface Si during switched-bias anneals. This process is also consistent with the association of hydrogen with APC in many studies [33, 37, 40, 44] .
VII. Conclusions
A wide variety of experimental techniques demonstrate that border traps exchanging charge with the Si over a wide range of time scales can significantly affect MOS l/f noise, radiation response, and long-term reliability. Because different process treatments may be required to optimize the quality of the Si/Si02 interface, the near-interfacial region of the oxide in which border traps are found, and the bulk of the oxide, it is important to assess the relative importance of border traps in the devices of interest. Border traps will be increasingly important in thinner oxides, simply because the number of truly "bulk-like" oxide traps will be reduced [ 1 1,131.
For a thin enough oxide (e. g., less than -3-6 nm), all oxide traps may be border traps! Moreover, transistor geometry can significantly affect the density of border traps in a given device [24, 26] . So it may not be simple to predict MOS radiation response and l/f noise in submicron devices on the basis of simple scaling laws derived from larger devices. Therefore, it will be important to improve our understanding of how best to estimate the densities of border traps in MOS devices, and to mitigate their impact on device electrical response.
